Search found 1 match

by priyesh
January 20th, 2016, 4:31 am
Forum: Project Ideas
Topic: verilog problem
Replies: 1
Views: 2727

verilog problem

in verilog when we fetch data from rom to other at that time why we can not reset the signal in main code?